

## SSC8329GSB

#### **Dual P-Channel Enhancement Mode MOSFET**

#### Features

V <sub>DS</sub>	V <sub>GS</sub>	R <sub>DS(ON)</sub> Typ.	l <sub>D</sub>
		36mΩ@-4V5	
-20V	$\pm$ 12V	56mΩ@-2V5	-4.5A
		89mΩ@-1V8	

#### > Description

This device is from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

## Applications

- Load Switch
- Video monitor
- Power management
- DCDC conversion


## Ordering Information

Device	Package	Shipping
SSC8329GSB	SOT-23-6L	3000/Reel


## Pin configuration



SOT-23-6L



**Pin Configuration** 



Marking (Top View)



#### Absolute Maximum Ratings (T<sub>A</sub>=25<sup>°</sup>C unless otherwise noted)

Parameter		Symbol	Ratings	Unit	
Drain-to-Source Voltage		V <sub>DSS</sub>	-20	V	
Gate-to-Source Voltage		V <sub>GSS</sub>	±12	V	
Continuous Drain Current a	T <sub>C</sub> =25℃	1-	-4.5	А	
Continuous Drain Current	Tc=100°C	- I <sub>D</sub>	-2.5		
Pulsed Drain Current b		I <sub>DM</sub>	-17.9	А	
Devem Dispisation 6	Tc=25℃	Б	1.1	10/	
Power Dissipation °	T <sub>C</sub> =100°C	- P <sub>D</sub>	0.43	W	
Operation junction temperature		TJ	-55~150	°C	
Storage temperature range		T <sub>STG</sub>	-55~150		

## ➤ Thermal Resistance Ratings (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance a	R <sub>θJA</sub>		115	°C/W

#### Note:

- a. The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz.copper,in a still air environment with T<sub>A</sub>=25°C. The value in any given application depends on the user is specific board design. The current rating is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.

SSC-V1.1 www.sscsemi.com Analog Future







# > Electrical Characteristics (T<sub>A</sub>=25℃ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA -20				V	
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250uA -0.4		-0.7	-1	V	
		V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -3A		36	48		
Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -2A		56	68	mΩ	
		V <sub>G</sub> S = -1.8V, I <sub>D</sub> = -1A		89	125		
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = -16V, V <sub>GS</sub> = 0V			-1	μA	
Gate-Source Leak Current	I <sub>GSS</sub>	$V_{GS} = \pm 12V, V_{DS} = 0V$			±100	nA	
Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0V, I <sub>S</sub> = -2A	V <sub>GS</sub> = 0V, I <sub>S</sub> = -2A		-1.3	V	
Input Capacitance	Ciss	V 0V V 40V		580			
Output Capacitance	Coss	$V_{GS} = 0V$ , $V_{DS} = -10V$ , $f = 1MHz$		71		pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>	T = TIVIMZ		56			
Total Gate Charge	Q <sub>G</sub>	45/// 40//		6			
Gate to Source Charge	Q <sub>GS</sub>	$V_{GS} = -4.5V, V_{DS} = -10V,$		1		nC	
Gate to Drain Charge	$Q_{GD}$	$I_D = -2A$		1.2			
Turn-on Delay Time	T <sub>D(ON)</sub>			5.8			
Rise Time	Tr	$V_{GS} = -4.5V$ , $V_{DS} = -10V$ ,		23			
Turn-off Delay Time	T <sub>D(OFF)</sub>	$I_D = -2A$ , $R_G = 3\Omega$		102		ns	
Fall Time	Tf			245			
Diode Recovery Time	Trr	L 00 di/dt 500/:		38		ns	
Diode Recovery Charge	Qrr	I <sub>F</sub> = -2A, di/dt = 50A/us		4.7		nC	





## ➤ Typical Performance Characteristics (T<sub>A</sub>=25°C unless otherwise noted)






**Transfer Characteristics** 






**On-Resistance vs. Junction Temperature** 

On-Resistance vs. Gate-to-Source Voltage






On-Resistance vs. Drain Current and Gate Voltage

Safe Operating Area, Junction-to-Ambient




## Package Information

#### Mechanical Data



DIM	Millimeters				
	MIN	NOM	MAX		
Α	1.100	1.150	1.250		
<b>A</b> 1	0.020	0.060	0.100		
A2	1.050	1.100	1.150		
b	0.320	0.350	0.480		
С	0.152REF				
D	2.870	2.920	2.970		
E	1.550	1.600	1.650		
E1	2.600	2.800	3.000		
е	0.950(BSC)				
e1	1.800	1.900	2.000		
L	0.350	0.450	0.550		
θ	0	3°	7°		

#### Recommended Pad outline





#### **DISCLAIMER**

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.